

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/721,606	11/25/2003	Chimsong Sul	10030224-1	5623
759	90 12/06/2006		EXAM	INER
AGILENT TECHNOLOGIES, INC.		LEE, CHUN KUAN		
Intellectual Prop	erty Administration		** ***	
Legal Departme	nt, DL 429		ART UNIT	PAPER NUMBER
P.O. Box 7599		•	2181	
7 1 1 00	00527 0500			

DATE MAILED: 12/06/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)
		10/721,606	SUL ET AL.
	Office Action Summary	Examiner	Art Unit
		Chun-Kuan (Mike) Lee	2181
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the c	correspondence address
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Depriod for reply is specified above, the maximum statutory period warre to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing led patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tir vill apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).
Status		•	
2a)⊠	Responsive to communication(s) filed on <u>21 Sec</u> This action is FINAL . 2b) This Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro	
Disposit	ion of Claims		
5)□ 6)⊠ 7)□	Claim(s) 1-25 is/are pending in the application. 4a) Of the above claim(s) is/are withdray Claim(s) is/are allowed. Claim(s) 1-25 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.	
Applicat	ion Papers		
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>25 November 2003</u> is/an Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	re: a) \square accepted or b) \square object drawing(s) be held in abeyance. Serion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority (under 35 U.S.C. § 119		
a) * (Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)). of the certified copies not receive	ion No ed in this National Stage
Attachmen 1) Notice	nt(s) ce of References Cited (PTO-892)	4) Interview Summary	(PTO-413)
2) Notic 3) Infor	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) er No(s)/Mail Date	Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate

DETAILED ACTION

Response to Arguments

- 1. Applicant's arguments filed 09/21/2006 in regarding to claims 12-25 have been fully considered but they are not persuasive. Applicant's arguments with respect to claims 1-11 have been considered but are moot in view of the new ground(s) of rejection. Objection pertaining to the informalities in the Specification is withdrawn.

 Claims 1-3 and 5-17 rejected under 35 U.S.C. 112 second paragraph are withdrawn.

 Currently, claims 1-25 are pending for examination.
- 2. In responding to applicant's in regarding to claims 12 and 19 rejected under 35 U.S.C. 103(a) that <u>Chennupati</u> is nonanalogous art because <u>Chennupati</u> has nothing to do with testing a device for errors, let along testing a device having a respective line per I/O pin; and further more, <u>Chennupati</u> does not mention anything relating to DUTs or scan lines whatsoever, therefore <u>Chennupati</u> does not teach any motivation to to combine AAPA with <u>Chennupati</u>, as stated on page 11, 3rd paragraph. Applicant's arguments have been fully considered, but are not found to be persuasive.

Please note that it has been held that a prior art reference must either be in the field of applicant's endeavor or, if not, then be reasonably pertinent to the particular problem with which the applicant was concerned, in order to be relied upon as a basis for rejection of the claimed invention. See *In re Oetiker*, 977 F.2d 1443, 24 USPQ2d 1443 (Fed. Cir. 1992).

Art Unit: 2181

In this case, applicant of the instant application is concern regarding with the problem that two pins are needed for each scan path, and applicant is interested with increasing in the number of scan paths within a DUT without linearly increasing the number of I/O pins, wherein the DUT may be an integrated circuit; and

Page 3

Chennupati teaches the utilization of a single I/O pin for both receiving and transmitting data, such that the single I/O pin is coupled to two separate data path, therefore enables the reduction in the I/O pins of a particular integrated circuit (e.g. processor or memory). Therefore, if the applicant were to test Chennupati's integrated circuit (e.g. processor or memory), the number of scan path would be effectively doubled, as each I/O pin of the DUT is coupled to two separate data path for receiving and transmitting the test data.

3. Please note, as stated in the preceding office action in regarding to claims 1-3 and 5-17, applicant recited in each of the respective climes the claimed limitation utilizing the term "operable to," wherein the term "operable to" is not a positive limitation, but rather a suggestion as to what the claimed limitation may be capable of. Examiner will assume, for each respective claims, that the stated functionality associated with "operable to" is considered as a potential capability rather than a positive limitation for the current examination.

Art Unit: 2181

scan path per pin.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA in view of Chennupati (US Patent 6,833,728).
- 5. As per claim 1, <u>AAPA</u> teaches an integrated circuit comprising: a plurality of pins (Drawings, Fig. 1, ref. 2, 12); and a scan path (Drawings, Fig. 1, ref. 9) coupled to the pin (input pin 2 of Fig. 1). <u>AAPA</u> does not teach the integrated circuit comprising at least one respective

Chennupati teaches a system and a method comprising a single bi-directional pin (Fig. 1, ref. 152) is utilized for both inputting and outputting of data (col. 1, II. 15-17 and col. 4, II. 23-25), therefore the bi-directional pin have a data path for receiving data and another data path for output data (Fig. 1, ref. 156).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include <u>Chennupati</u>'s bi-directional pin into <u>AAPA</u>'s each respective plurality of pins. The resulting combination of the references teaches the integrated circuit further comprising each pin have the scan path for receiving data and another scan path for outputting data.

Therefore, it would have been obvious to combine <u>Chennupati</u> with <u>AAPA</u> for the benefit of reducing the number pins or allow additional pins to be used for other purposes (Chennupati, col. 5, II. 34-37).

6. As per claim 2, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 1 as discussed above, where both further teach the integrated circuit comprising wherein:

a first I/O pin is operable to input scan test data at a first test time (<u>AAPA</u>, Specification, page 1, II. 5-6 and <u>Chennupati</u>, Fig. 1, ref. 152; col. 1, II. 15-17 and col. 4, II. 23-25); and

the first I/O pin is operable to output scan test data at a second test time (<u>AAPA</u>, Specification, page 1, II. 5-6 and <u>Chennupati</u>, Fig. 1, ref. 152; col. 1, II. 15-17 and col. 4, II. 23-25), as the receiving and the outputting of the test data is transferred through the same I/O pin.

7. As per claim 3, <u>AAPA</u> and <u>Chennupati</u> teach all the limitations of claim 2 as discussed above, where <u>Chennupati</u> further teaches the integrated circuit comprising:

the first I/O pin (I/O pin couple to L0 of Fig. 2) is operable to input scan test data to a first scan path at the first test time (<u>Chennupati</u>, col. 5, II. 38-44), wherein the WRITE0 data is received through L0 bus line;

a second I/O pin (I/O pin couple to L1 of Fig. 2) is operable to input scan test data to a second scan path at the first test time (<u>Chennupati</u>, col. 5, II. 38-44), wherein the WRITE1 data is received through the L1 bus line;

the first I/O pin (I/O pin couple to L0 of Fig. 2) is operable to output scan test data from the second scan path at the second test time (<u>Chennupati</u>, col. 5, II. 38-44), wherein the READ1 is to be outputted to the L0 bus line; and

the second I/O pin (I/O pin couple to L1 of Fig. 2) is operable to output scan test data from the first scan path at the second test time (<u>Chennupati</u>, col. 5, II. 38-44), wherein the READ0 is to be outputted to the L1 bus line.

- 8. As per claim 4, <u>AAPA</u> and <u>Chennupati</u> teach all the limitations of claim 3 as discussed above, where <u>Chennupati</u> further teaches the integrated circuit comprising wherein the first scan path further comprises a series of scan paths (<u>Chennupati</u>, Fig. 2 and col. 5, II. 38-44), wherein the first of the series of scan path is the path for the transferring of write data into the memory and the second of the series of scan path is the path for the outputting of the read data from the memory.
- 9. As per claim 5, <u>AAPA</u> and <u>Chennupati</u> teach all the limitations of claim 2 as discussed above, where <u>Chennupati</u> further teaches the integrated circuit further comprising:

a series of scan paths (<u>Chennupati</u>, Fig. 2 and col. 5, II. 38-44), wherein the first of the series of scan path is the path for the transferring of write data into the memory and the second of the series of scan path is the path for the outputting of the read data from the memory, wherein:

the first I/O pin is operable to input scan test data to the series at a first test time (Chennupati, Fig. 2 and col. 5, II. 38-44), as the write data is send through the L0 bus line to the first I/O pin of the memory; and

the first I/O pin is operable to output scan test data from the series at a second test time (<u>Chennupati</u>, Fig. 2 and col. 5, II. 38-44), as the read data is outputted by the memory, to the L0 bus line, through the first I/O pin.

10. As per claim 6, <u>AAPA</u> and <u>Chennupati</u> teach all the limitations of claim 2 as discussed above, where <u>Chennupati</u> further teaches the integrated circuit further comprising functional circuitry (<u>Chennupati</u>, memory 204 of Fig. 2) wherein:

the scan path interacts with the functional circuitry (<u>Chennupati</u>, Fig. 2 and col. 5, ll. 38-44), wherein data are transferred to and from the memory through the scan path; and

the first I/O pin is operable to input scan test data (write data) at the first test time (Chennupati, Fig. 2 and col. 5, II. 38-44), as the write data is send through the L0 bus line to the first I/O pin of the memory; and

the first I/O pin is operable to output scan test data (read data) at the second test time (<u>Chennupati</u>, Fig. 2 and col. 5, II. 38-44), as the read data is outputted by the memory, to the L0 bus line, through the first I/O pin.

Art Unit: 2181

11. As per claim 7, <u>AAPA</u> and <u>Chennupati</u> teach all the limitations of claim 2 as discussed above, where <u>Chennupati</u> further teaches the integrated circuit further comprising functional circuitry (Chennupati, memory 204 of Fig. 2) wherein:

the first I/O pin is operable to input functional test data (write data) at the first test time (<u>Chennupati</u>, Fig. 2 and col. 5, II. 38-44), as the write data is send through the L0 bus line to the first I/O pin of the memory; and

the first I/O pin is operable to output functional test data (read data) at a the second test time (<u>Chennupati</u>, Fig. 2 and col. 5, II. 38-44), as the read data is outputted by the memory, to the L0 bus line, through the first I/O pin.

12. As per claim 8, <u>AAPA</u> teaches an integrated circuit comprising:

a first I/O pin (Drawings, Fig. 1, ref. 2) operable to receive input data during a test time (Specification, page 1, II. 5-6); and

a second I/O pin (Drawings, Fig. 1, ref. 12) operable to provide output data during the test time (Specification, page 1, II. 5-6).

AAPA does not teach the integrated circuit comprising wherein each I/O pin coupled to at least one respective scan path.

Chennupati teaches a system and a method comprising a single bi-directional pin (Fig. 1, ref. 152) is utilized for both inputting and outputting of data (col. 1, II. 15-17 and col. 4, II. 23-25), as the bi-directional pin have a data path for receiving data and another data path for outputting data (Fig. 1, ref. 156).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include <u>Chennupati</u>'s bi-directional pin into <u>AAPA</u>'s each respective plurality of pins. The resulting combination of the references teaches the integrated circuit further comprising wherein each I/O pins have the scan path for receiving data and another scan path for outputting data, therefore each I/O pins have two respective scan paths.

Therefore, it would have been obvious to combine <u>Chennupati</u> with <u>AAPA</u> for the benefit of reducing the number pins or allow additional pins to be used for other purposes (<u>Chennupati</u>, col. 5, II. 34-37).

13. As per claim 9, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 8 as discussed above, where both further teach the integrated circuit further comprising a first scan path wherein:

the first I/O pin (<u>Chennupati</u>, I/O pin couple to L0 of Fig. 2) is operable to input scan test data during the test time (<u>AAPA</u>, Specification, page 1, II. 5-8 and <u>Chennupati</u>, col. 5, II. 38-44), wherein the WRITE0 data is received through L0 bus line; and

the second I/O pin (<u>Chennupati</u>, I/O pin couple to L1 of Fig. 2) is operable to output scan test data during the test time (<u>AAPA</u>, Specification, page 1, II. 5-8 and <u>Chennupati</u>, col. 5, II. 38-44), wherein the READ0 is to be outputted to the L1 bus line.

14. As per claim 10, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 9 as discussed above, where both teaches the integrated circuit further comprising a second scan path wherein:

the first I/O pin (<u>Chennupati</u>, I/O pin couple to L0 of Fig. 2) is operable to input scan test data to the first scan path during the test time (<u>AAPA</u>, Specification, page 1, II. 5-8 and <u>Chennupati</u>, col. 5, II. 38-44), wherein the WRITE0 data is received through L0 bus line and transferred over the first scan path into the memory cell within memory (Fig. 2, ref. 204);

the output from the first scan path is input to the second scan path (<u>Chennupati</u>, Fig. 2, ref. 204), wherein the inputted WRITE0 data is processed by the memory cell and the outputted READ0 is transferred to the L1 bus line through the second scan path; and

the second I/O pin (<u>Chennupati</u>, I/O pin couple to L1 of Fig. 2) is operable to output scan test data from the second scan path data during the test time (<u>AAPA</u>, Specification, page 1, II. 5-8 and <u>Chennupati</u>, col. 5, II. 38-44), wherein the READ0 data is transferred over the second scan path and outputted to the L1 bus line.

15. As per claim 11, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 9 as discussed above, where both teaches the integrated circuit further comprising any number of scan paths and same number of I/O pins (<u>Chennupati</u>, Fig. 2, ref. 204), as the four I/O pins each have four respective input scan paths (<u>AAPA</u>, Specification, page 1, II. 4-5 and Chennupati, Fig. 2, ref. WRITE0, WRITE1, WRITE2, WRITE3) and four

Art Unit: 2181

respective output scan paths (<u>AAPA</u>, Specification, page 1, II. 4-5 and <u>Chennupati</u>, Fig. 2, ref. READ0, READ1, READ2, READ3) wherein:

each I/O pin is operable to input scan test data during the test time (<u>AAPA</u>, Specification, page 1, II. 4-5 and <u>Chennupati</u>, Fig. 2, ref. WRITE0, WRITE1, WRITE2, WRITE3);

each I/O pin is operable to output scan test data during the test time (<u>AAPA</u>, Specification, page 1, II. 4-5 and <u>Chennupati</u>, Fig. 2, ref. READ0, READ1, READ2, READ3); and

a tester (<u>Chennupati</u>, Fig. 1, ref. 145, 164) determines the function of each I/O pin during the test time (<u>Chennupati</u>, col. 4, II. 61-64 and col. 5, II. 15-25), wherein the arithmetic unit and the driver are utilized for determining if the interface port (i.e. I/O pin) (<u>Chennupati</u>, Fig. 1, ref. 152) is currently operating as input or as output.

16. As per claim 12, <u>AAPA</u> teaches an integrated circuit comprising:

a functional circuit (Drawings, Fig. 1, ref. 5) operable to produce functional output (Specification, page 1, II. 25-31);

a I/O pin (Drawings, Fig. 1, ref. 2) operable to be used as input at a first time (Specification, page 1, II. 5-8); and

a flip-flip (Drawings, D flip-flop 20 of Fig. 1) coupled to the input of the initial seed value (Drawings, Fig. 4, ref. 21) and the output of the scan input data (Drawings, Fig. 4, ref. 21) (Specification, page 2, II. 30-32) and the flip-flop operable to hold the functional output or the scan output for a clock cycle (Drawings, Fig. 4 and Specification, page 3,

II. 1-3), as the scan output data (Drawings, Fig. 4, ref. 28) is outputted to the D flip-flop and it is well know that the D flip-flop can hold data for a clock cycle; and

utilizing the flip flop for the purpose of reseeding (Specification, page 2, II. 27-33).

AAPA does not teach the integrated circuit comprising wherein the I/O pin operable to be used as output at a second time, the I/O pin have a respective scan path operable to produce scan output; and further more, does not expressly teach that the flip-flop is coupled to the I/O pin and to the functional circuit and the scan path.

Chennupati teaches a system and a method comprising a single bi-directional pin (Fig. 1, ref. 152) is utilized for both inputting and outputting of data (col. 1, II. 15-17 and col. 4, II. 23-25) and the data is inputted into a device (Fig. 1, ref. 150) through a respective INPUT2 data path and outputted from the device through a respective OUTPUT2 data path (Fig. 1, ref. 156), wherein the received INPUT2 data would have been processed by other components in the device to generated the OUTPUT2 data to be outputted (Fig. 1 and col. 4, II. 27-29).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include <u>Chennupati</u>'s bi-directional pin into <u>AAPA</u>'s first and second I/O pins.

The resulting combination of the references teaches the integrated circuit further comprising the I/O pin is operable to input scan data at the first time and to output scan data at the second time, as the I/O pin have the respective scan path operable to produce scan output data (e.g. OUTPUT2 data); and further more, it would have been obvious that the D flip-flop is coupled to the I/O pin to obtain the initial seed value, and

coupled to the scan path for inputting the scan input data, and coupled to the functional circuit (e.g. components in the device) as the scan input data would be processed by the components before outputting, therefore, implementing the reseeding and provide a more complex self-generating test (AAPA, Specification, page 3, II. 1-3).

Therefore, it would have been obvious to combine <u>Chennupati</u> with <u>AAPA</u> for the benefit of reducing the number pins or allow additional pins to be used for other purposes (Chennupati, col. 5, II. 34-37).

17. As per claim 13, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 12 as discussed above, where both further teach the integrated circuit further comprising:

a number of scan paths (<u>Chennupati</u>, Fig. 2 and col. 5, II. 38-44) as each of the plurality of bus lines have the corresponding scan path resulting in four scan path;

the same number of I/O pads (<u>Chennupati</u>, Fig. 2 and col. 5, II. 38-44) as there are four I/O pads connected to the corresponding bus line; and

the same number of flip-flops (<u>AAPA</u>, Drawings, Fig. 3, ref. 17 and Fig. 4, ref. 20) operable to form at least one register, as each of the I/O pad is coupled to the D flip-flop, therefore the combined plurality of D flip-flops forms the at least one register.

18. As per claim 14, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 13 as discussed above, where <u>AAPA</u> further teaches the integrated circuit further comprising: each I/O pad comprises a scan output buffer (<u>AAPA</u>, Drawings, D flip-flop 17 of Fig. 3), as the scan output data is buffered in the D flip-flop before being outputted;

each flip flop (<u>AAPA</u>, Drawings, D flip-flop 17 of Fig. 3) comprising:

a compact-control signal (<u>AAPA</u>, Drawings, mask signal 13 of Fig. 3);

an output-data signal (<u>AAPA</u>, Drawings, scan output data (SOD) 8 of Fig. 3); and

an AND-gate (<u>AAPA</u>, Drawings, Fig. 3, ref. 15) operable to eliminate don't-care data (<u>AAPA</u>, Specification, page 2, II. 20-25), as the AND-gate is utilized to eliminate the output of data with don't-care nature; and

the register is operable as a compaction register (<u>AAPA</u>, Drawings, Fig. 2, and Specification, page 2, II. 1-5), as each of the I/O pads is operable for both inputting scan input data (SID) and outputting scan output data (SOD), therefore it would have been obvious to implement the compactor at the I/O pads for outputting and utilizing the register as compaction register.

19. As per claim 15, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 13 as discussed above, where <u>AAPA</u> further teaches the integrated circuit comprising wherein each I/O pad further comprises:

a reseed multiplexer (<u>AAPA</u>, Drawings, Fig. 4, ref. 25) operable to receive functional output data (<u>AAPA</u>, Drawings, scan output data 28 of Fig. 4) and scan input data (<u>AAPA</u>, Drawings, Fig. 4, ref. 23);

a reseed control signal operable to control the reseed multiplexer (<u>AAPA</u>,

Specification, page 2, I. 31 to page 3, I. 3), wherein the reseed multiplexer is

multiplexing input data between the scan input data and the output of the XOR-gate

Art Unit: 2181

(<u>AAPA</u>, Drawings, Fig. 4, ref. 29), therefore the reseed control signal is required to determine which of the input is to be outputted to the D flip-flop (<u>AAPA</u>, Drawings, Fig. 4, ref. 20); and

the register is operable as a reseed register (<u>AAPA</u>, Specification, page 2, I. 27 to page 3, I. 3) as the register is utilized for reseeding.

20. As per claim 16, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 15 as discussed above, where <u>AAPA</u> further teaches the integrated circuit comprising wherein:

each I/O pad further comprises an XOR-gate (<u>AAPA</u>, Drawings, Fig. 4, ref. 29) operable to receive input from the output of a linear feedback shift register (<u>AAPA</u>, Drawings, Fig. 4, ref. 27 and Specification, page 3, II. 1-3); and

the register is operable as a linear feedback shift register (Specification, page 3, II. 1-3) as the scan output data is feedback to the register.

21. As per claim 17, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 13 as discussed above, where <u>AAPA</u> further teaches the integrated circuit comprising:

a second number of flip-flops (<u>AAPA</u>, Drawings, Fig. 3, ref. 17) operable to form a compaction register wherein:

the integrated circuit is operable to perform reseeding (<u>AAPA</u>, Specification, page 2, I. 27 to page 3, I. 3), wherein the reseeding is performed by the different number of flip-flops (<u>AAPA</u>, Drawings, Fig. 4, ref. 20); and

the integrated circuit is at the same time operable to perform compaction (<u>AAPA</u>, Specification, page 2, II. 20-26), wherein compaction is performed by the second number of flip-flops.

- 22. As per claim 18, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 17 as discussed above, where <u>AAPA</u> further teaches the integrated circuit comprising wherein the compaction register can be read serially (<u>AAPA</u>, Specification, page 1, II. 7-9), as shifting of data is implemented serially.
- 23. As per claim 19, <u>AAPA</u> teaches a method comprising:
 inputting scan data to a first I/O pin (Drawings, Fig. 1, ref. 2) during a first time
 (Specification, page 1, II. 5-8);

processing the scan data in a scan path to produce scan output data (Specification, page 1, II. 8-9); and

outputting the scan output data to a second I/O pin (Drawings, Fig. 1, ref. 12) at a second time (Specification, page 1, II. 5-8).

AAPA does not teach the method comprising wherein the input and the output of data are transferred over the same I/O pin as the scan data is processed in a respective scan path.

<u>Chennupati</u> teaches a system and a method comprising a single bi-directional pin (Fig. 1, ref. 152) is utilized for both inputting and outputting of data (col. 1, II. 15-17 and col. 4, II. 23-25), wherein input data to be processed is received through the respective

Art Unit: 2181

INPUT2 data path, and after processing, output data is outputted through the respective OUTPUT2 data path (Fig. 1, ref. 156).

It would have been obvious to one of ordinary skill in this art, at the time of invention was made to include <u>Chennupati</u>'s bi-directional pin into <u>AAPA</u>'s first and second I/O pins. The resulting combination of the references teaches the integrated circuit further comprising the bi-directional I/O pins for receiving scan data to be processed in the respective scan path, and after processing to obtain the scan output data, scan output data is output through said bi-directional I/O pins at the second time.

Therefore, it would have been obvious to combine <u>Chennupati</u> with <u>AAPA</u> for the benefit of reducing the number pins or allow additional pins to be used for other purposes (Chennupati, col. 5, II. 34-37).

24. As per claim 20, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 19 as discussed above, where AAPA further teaches the method comprising:

multiplexing output data (<u>AAPA</u>, Drawings, Fig. 1, ref. 6) and scan output data (<u>AAPA</u>, Drawings, Fig. 1, ref. 10), wherein output data is outputted by the functional circuit (AAPA, Drawings, Fig. 1, ref. 5); and

storing the output data or scan output data in a flip-flop (<u>AAPA</u>, Drawings, D flip-flop 17 of Fig. 3) during the first time, as data is buffered in the flop-flop before outputting during the second time.

25. As per claim 21, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 20 as discussed above, where both further teach the method comprising:

connecting a number of flip-flops (<u>AAPA</u>, Drawings, D flip-flop 17 of Fig. 3 and D flip-flop 20 of Fig. 4) associated with I/O pins; and

forming a register (<u>AAPA</u>, Drawings, D flip-flop 20 of Fig. 4) performing a reseed test (<u>AAPA</u>, Specification, page 2, I. 27 to page 3, I. 3 and <u>Chennupati</u>, Fig. 2), wherein there are four I/O pins and each is connected to the corresponding D flip-flop (<u>AAPA</u>, Drawings, Fig. 4, ref. 20) to form the register for implementing reseeding test.

26. As per claim 22, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 21 as discussed above, where <u>AAPA</u> further teaches the method comprising wherein forming a register further comprises:

sending a compact control signal (AAPA, Drawings, mask signal 13 of Fig. 3);

AND-gating (<u>AAPA</u>, Drawings, AND-gate 15 of Fig. 3) the compact control signal with the output data (AAPA, Drawings, scan output data (SOD) 8 of Fig. 3);

eliminating don't care data (<u>AAPA</u>, Specification, page 2, II. 14-26), wherein the AND-gate is utilized to eliminate the don't care data; and performing compaction (AAPA, Drawings, Fig. 2-3).

27. As per claim 23, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 21 as discussed above, where <u>AAPA</u> further teaches the method comprising wherein forming a register further comprises:

sending a reseed control signal to a reseed multiplexer (<u>AAPA</u>, Drawings, Fig. 4, ref. 25), wherein the reseed multiplexer is multiplexing between two inputs, therefore there must be the corresponding reseed control single controlling the reseed multiplexer to select between the two input signals;

multiplexing functional output data (<u>AAPA</u>, Drawings, Fig. 4, ref. 28) and scan input data (<u>AAPA</u>, Drawings, Fig. 4, ref. 23); and

performing a reseed test (AAPA, Specification, page 2, I. 27 to page 3, I. 3).

28. As per claim 24, and <u>Chennupati</u> teach all the limitation of claim 23 as discussed above, where <u>AAPA</u> further teaches the method comprising wherein multiplexing further comprises:

receiving gated input from a linear feedback shift register (<u>AAPA</u>, Drawings, Fig. 4, ref. 27) as the output from the linear feedback shift register is inputted into the XOR-gate, to be multiplexed by the reseed multiplexer; and

performing a linear feedback shift register reseed test (<u>AAPA</u>, Specification, page 2, I. 27 to page 3, I. 3), as the scan output data is feedback to the register.

29. As per claim 25, <u>AAPA</u> and <u>Chennupati</u> teach all the limitation of claim 19 as discussed above, where <u>Chennupati</u> further teaches the method comprising wherein the first time and the second time occur during the same clock cycle (<u>Chennupati</u>, col. 1, II. 26-28), as the port can simultaneous transmit and receive input and output signal,

Application/Control Number: 10/721,606 Page 20

Art Unit: 2181

therefore the inputting and the outputting of data can be implemented over the same clock cycle.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun-Kuan (Mike) Lee whose telephone number is (571) 272-0671. The examiner can normally be reached on 8AM to 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz M. Fleming can be reached on (571) 272-4145. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/721,606 Page 22

Art Unit: 2181

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

C.K.L. 12/04/2006

FAITZ FLEMING
SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100